

2/8




FIG. 2





FIG. 2A


### VIRTUAL MEMORY TRANSLATION CONTROL BY TLB PURGE MONITORING


Tony M. Brewer 10970696-3

FIG. 3



# FIG. 4





10970696-3

4/8 FIG. 6 33 36 38 49 62 63 DEFINITION 30 SIZE RESERVED ROW ٧R **VB** PAGE NON-INTERLEAVE ACCESS RECEIVE MESSAGE AREA BASE ADDRESS READ VALUE LAST WRITE **ZEROS** WRITE VALUE **STORED IGNORED** FIG. 39 59 63 DEFINITION **OFFSET** RESERVED READ VALUE LAST WRITE **ZEROS** WRITE VALUE **STORED IGNORED** FIG. 8 50 53 57 63 DEFINITION 30 33 38 INTR INTR **ROW PAGE** RESERVED **CPU** NUM QUEUE ENABLE -MESSAGE STATUS QUEUE BASE ADDRESS READ VALUE LAST WRITE **ZEROS** WRITE VALUE


**STORED** 

1111111


**IGNORED** 

10970696-3

5/8



1097069 6/8








FIG. 13





MEMORY BOARDS

